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ABSTRACT
Resolving stability issue is one of the major challenges in designing a perfect op-amp, the
most widely used analog circuit block. Many compensation techniques have been proposed to
improve the stability performance of op amps, but virtually all these techniques were developed
for continuous-time applications and subsequently applied to discrete-time applications (e.g.,
switched-capacitor circuits). Since the early 1980s, an increasing number of op-amps have been
used in switched-capacitor circuits with no special compensation method applied. Consequent-
ly, there remains a need to explore the possibility of designing a unique compensation method
specifically for switched-capacitor use.
A new switched-compensation technique (SCT) is proposed for switched-capacitor circuit
applications in which high speed is a critical index of performance. In general, designers must
deal with trade-offs among accuracy, speed, and power dissipation. SCT avoids traditional
approaches of designing high-speed, high-gain operational amplifiers that are in many cases
technology-limited. Instead, it modifies the switched-capacitor circuit structure to use the
under-damped response of the system, usually regarded as a drawback. SCT is introduced as
a novel solution for achieving fast settling performance and lower quiescent power dissipation
while guaranteeing almost equivalent accuracy. SCT can be easily implemented in flip-around
switched-capacitor amplifier circuits. This paper explains SCT principle and implementation
applied to multiplying-digital-to-analog converters (MDACs) as a proof of concept. Simulation
results based on an IBM 0.13 µm CMOS process are presented. Compared with a conven-
tional switched-capacitor amplifier, a SCT-based implementation reduces the quiescent power
consumption by half and settling time within 1% error by 60%.
1CHAPTER 1. INTRODUCTION
1.1 Motivation
The trend in current semiconductor technology is to continue scaling down the minimum
transistor channel length. Figure 1.1 [1] illustrates the contemporary trend in transistor-size
scaling by mainstream companies. Significant change in transistor feature size occurs every two
or three years especially in the complementary metal-oxide-semiconductor (CMOS) process.
Figure 1.1: Scaling of transistor feature size over time
Such feature-size reduction produces higher chip integration density resulting in reduction
in manufacturing cost of any particular functional circuit. To illustrate potential speed im-
2provement, the expression for a short channel MOSFET transition frequency fT is given as
1.1.
ft ∝ VEB/Leff (1.1)
It is clear that a shorter channel-length transistor should enable high-speed design. Al-
though this expectation may provide circuit designers with greater freedom in high speed
circuit design, many challenges remain due to the physical limitations such as heat dissipation,
charge leakage, noise, jitter, and process variation. For these reasons, the operating frequency
of many circuits, especially CPUs, have not increased since 2005. Figure 1.2 [1] shows the
processor frequency scaling with respect to time.
Figure 1.2: Processor frequency over time
Another major challenge is that of power scaling. In early days, power scaling benefited
battery life and thereby increased operational time through lower power consumption. While
signal power scales down with the supply voltage, noise power remains the same regardless of
the power supply voltage. This means that the signal-to-noise ratio (SNR) would decrease with
power scaling, degrading both analog and digital circuit performance. Consequently, power s-
caling may be inhibited unless it is intensely needed by industry. The relationship between the
power scaling and the transistor feature size is shown in Figure 1.3 [1].
3Even though many analog functional circuit blocks have been replaced by its digital coun-
terparts, switched-capacitor (SC) circuits are still much-used in modern IC industry. They
are widely used for discrete-time signal processing applications such as comparators, data con-
verters, amplifiers and filters. Many of their unique characteristics make them suitable for
integration into complex, digital-signal-processing blocks with low-cost technology, especially
CMOS technology. Advanced CMOS technology increasingly relies on mixed signal processing
in which it plays a critical role in establishing connection between analog and digital signal.
Because of rapid development in digital signal processing, designers often prefer to process the
signal in the digital domain to achieve high efficiency while still relying on analog circuits for
receiving and transmitting analog signals. As a result, mixed-signal circuit design is likely to
remain an active field in electrical engineering.
Figure 1.3: Supply voltage vs. feature size
SC circuits use MOS switches, op-amps, and capacitors as their core components. Clock
signals are also needed to define each phase. Switched-capacitor approaches have many ben-
efits, including the significant factors of robustness and integration capability. Since highly-
integrated systems require smaller feature-size components, often associated with mismatch and
4random-variation issues, designers must guarantee accuracy requirements, often by adopting
SC circuits. Simulated resistors constructed using switches and capacitors also may produce
very large accurate configurable resistance, thereby conserving chip area and guaranteeing the
yield.
Since op amps are the only active components in switched-capacitor circuits, op amp per-
formance would most likely largely determine overall switched-capacitor circuit performance.
In other words, many challenges in switched-capacitor circuits result from op amp limitation-
s. In op amp design, trade-offs between speed, accuracy, and power dissipation are likely to
be major challenges for both contemporary and future designer. For a given structure, cir-
cuit speed is proportional to the power consumption. Fast settling performance requires high
unity-gain frequency and single-pole op amp transient behavior, while the final settling ac-
curacy is usually determined by the high DC gain. Unfortunately, these two aspects always
represent contradictory demands. High DC gain can easily be achieved by cascading transis-
tors or cascading multiple stages, but these strategies suffer from smaller bandwidth and, more
importantly, the stability problem. For this reason, frequency compensation is required for two-
stage or multistage amplifiers. Many compensation methods based on continuous-time domain
[2, 3, 4, 5, 6, 7, 8] have been proposed. Their major target is to extend the gain-bandwidth
product as much as possible while still guaranteeing certain stability criteria (usually phase
margin). All of these methods were first developed for continuous-time applications and then
applied to discrete-time applications (e.g., switched-capacitor circuits). However, there is still
a need for a compensation method, especially developed for switched-capacitor use. In addition
to the above compensation techniques, slew-rate enhancement (SRE)[9, 10, 11, 12] have also
been proposed for improving the large signal op amp performance. When a SC amplifier is
operating at large signal levels (e.g., slewing mode), an SRE circuit would automatically turn
on and pump current to charge a load capacitance or an internal high capacitive node, resulting
in acceleration of the circuit’s non-linear large signal response. Another technique, correlated
level shifting [20] has been proposed as an accuracy-improvement technique as well as provid-
ing the benefit of fast settling performance. However, this technique still has the problem of
accuracy/speed trade-off resulting from choosing the size of the correlated level shift capacitor.
5In general, the larger the value of the correlated level shift capacitor, the more accurate the
output signal level, but at the cost of decreased speed.
This thesis introduces a switched-compensation technique (SCT) that supports both fast
settling performance and lower quiescent power consumption. By taking advantage of the ini-
tial under-damped (ξ  1) rapid estimation phase, the “speed” of switched-capacitor circuits
can be enhanced. Detection circuits concurrently begin to detect output signal amplitude and
immediately “force” the overall switched-capacitor system back into a critical-damped (ξ ≈
1)phase when the output signal amplitude reaches the desired level. By appropriate configu-
ration, the overall system can recover to the desired signal amplitude rapidly with overhead
overshoot only and thereby achieve fast settling performance. Because the detection circuits
are operating only during the rapid estimation phases, their quiescent power consumption can
be conserved. In general, SCT could be applied to any switched-capacitor circuit with piece-
wise input and output step response. In this thesis, SCT is implemented using a flip-around
switched-capacitor amplifier where it performs as a multiplying-digital-to-analog converter (M-
DAC) like those widely-used in pipeline ADCs. In pipeline ADCs, the first stage MDAC usually
determines both the overall data converter’s resolution and speed.
1.2 Organization of the thesis
Chapter 2 provides background information for SCT. This chapter first discusses the basics
of feedback theory and then provides an overview of general compensation methods such as
single Miller compensation and Miller compensation with nulling resistor. Switched-capacitor
circuits are also described. As a typical application, the flip-around switched-capacitor amplifier
will be discussed along with its implementation as a multiplying-digital-to-analog converter
(MDAC). The correlated level shifting (CLS) technique representing material necessary for
understanding the proposed switched-compensation technique will also be described.
Chapter 3 provides an SCT overview together with a description of its detailed operation.
Several design considerations are discussed, and detection circuitry, including preamplifiers
and hysteresis comparators, is explained. Some optimization criteria for preamplifiers are also
described.
6Chapter 4 describes the SCT detailed overall test bench. Simulation results are presented
for the flip-around switched-capacitor amplifier with SCT when compared to a conventional
SC amplifier.
Chapter 5 summarizes this thesis and presents its conclusions. Future research idea are also
described.
7CHAPTER 2. BASIC FEEDBACK THEORY AND REVIEW OF
SWITCHED-CAPACITOR CIRCUITS
2.1 Introduction
Feedback is one of the most powerful techniques in the analog circuit design, and the great-
est number of interesting phenomena in analog circuit can probably be explained using feedback
theory. For example, negative feedback supports high-precision signal processing while positive
feedback is responsible for an oscillator’s start up condition. Using negative feedback, designers
could control circuit input and output impedance and improve the linearity, accuracy perfor-
mance while also enhancing overall system robustness. However, negative feedback is also a
double-edged sword. Among its puzzling drawbacks, stability is the most notorious. Since
a loop transfer function is frequency-dependent, “negative” feedback at low frequency might
change its polarity at high frequency, resulting in oscillation. An interesting saying related to
the perversity of feedback asserts that an op-amp oscillates when we want it to be stable while
an oscillator will not start when we want it to oscillate. Up to now, the stability issue still
remains one of the most challenging aspects of analog and mixed-signal design.
Since switched-capacitor circuits always incorporate op amps, some sort of feedback config-
uration network cannot be avoided. Using a capacitor in a feedback network can eliminate op
amp loading effects, resulting in large low-frequency loop gain. The feedback ratio sensitivity
can also be improved because capacitor-matching can be guaranteed to a much greater accura-
cy level compared with resistor-matching. As a result, the sample-and-hold application is one
of the most attractive uses of switched-capacitor circuits. Through this process, analog input
signals can be transferred into the discrete-time domain and subsequently processed by digital
circuits.
8In this chapter, basic feedback theory will first be reviewed and two classical compensation
techniques are re-examined. Classical switched-capacitor amplifier and flip-around switched-
capacitor amplifiers are next discussed. Finally, the correlated level shifting (CLS) technique
is briefly explained.
2.2 Feedback circuit theory
Figure 2.1 shows a general feedback system [13], in which H(s) and G(s) are defined as
the feed-forward and the feedback networks, respectively. The output signal H(s)G(s) of the
feedback networks is summed with the input signal, forming H(s) input signal. The input
signal to H(s) is called feedback error and is given by X(s) - H(s)G(s). That is,
Y(s) = H(s)[X(s)−G(s)Y(s)] (2.1)
Thus,
Y(s)
X(s)
=
H(s)
1 + G(s)H(s)
(2.2)
H(s) is called the open loop transfer function and G(s)H(s) is called the loop transfer
function.
Figure 2.1: Feedback configuration
An intuitive description of the negative feedback configuration is as following. The feedback
signal from the G(s) output is constantly compared with input signal X(s) and produces an
error signal unless the feedback signal is identical to the input signal X(s). In other words, the
overall system will try to drive the error signal toward zero. In reality, both G(s) and H(s) are
frequency dependent. Usually, the low-frequency characteristic of the feedback configuration
9is most sought after. Under that circumstance, H(s) and G(s) could be denoted as A and β,
respectively. A gain “desensitization” effect then takes place. This property can be quantified
by 2.3.
Y(s)
X(s)
≈ Y
X
=
A
1 +Aβ
≈ 1
β
(1− 1
Aβ
) (2.3)
Where we have assumed Aβ  1.
We note that the close loop gain is, interestingly, most significantly determined by the
feedback factor, β. In other words, even if A deviates by a small fraction, the close loop
transfer function could remain almost the same because it dominantly depends on the feedback
networks. The important quantity Aβ is called “loop gain”. From 2.3, we can see that the
higher Aβ, the less vulnerable is the whole close-loop transfer function to variations in A.
Negative feedback also greatly affect the bandwidth of an open-loop system. Here the
frequency response of the feed-forward H(s) and the feedback G(s) networks are taken into
account. Assuming that the feed-forward network H(s) is a single pole system:
H(s) =
A0
1 + sω0
(2.4)
Where A0 denotes the DC gain and ω0 is the -3dB bandwidth of the open-loop transfer
function.
The transfer function of the close loop system is thus,
Y(s)
X(s)
=
A0
1+ s
ω0
1 + β A01+ s
ω0
=
A0
1+A0β
1 + s(1+A0β)ω0
(2.5)
The numerator of 2.5 is the same predicted by 2.3. The denominator shows that the -3dB
bandwidth has been extended by a factor of 1 + A0β. Here we should mention that the gain-
bandwidth product remains intact. For a first-order system, the speed (transient response) is
determined by the gain bandwidth product. For example, if the input signal is a step function,
the output transient response will be approximately:
Y (t) = 1− eA0βt (2.6)
In real word, feedback analysis for circuit design can be very complicated. For example,
if feedback networks G(s) in Figure 2.1 are bi-directional networks, the close loop transfer
10
function will become more complex, making intuitive analysis impossible. Feedback circuit
analysis and design may therefore become extremely tedious if transistor’s parasitic effects are
taken into account.
Negative feedback has been applied into virtually every analog circuit design, because its
prosperities of suppressing non-ideality and variation have won favor from designers. However,
feedback systems also suffer from a potential critical problem, i.e., instability.
Generally, the feedback network is designed to be frequency-independent so that the above
mentioned merits of negative feedback can be achieved. A feedback networks G(s) can be
represented by β as shown in figure 2.2. The transfer function can be expressed as:
Y(s)
X(s)
=
H(s)
1 + H(s)β
(2.7)
Figure 2.2: Negative feedback system
If H(jωo)β = -1, the denominator from 2.7 goes to zero and thus the overall transfer function
becomes infinite. This result reveals the probability of system oscillation. The condition for
oscillation can be expressed as
|H(jωo)β| = 1 (2.8)
6 H(jωo)β = 180◦ (2.9)
Equations 2.8 and 2.9 are well-known as “Barkhausen’s Criteria”. It is clear that at ωo the
total phase shift of the loop is 360◦ because the negative feedback itself has already introduced
a 180◦ phase shift, so if the system satisfies Barkhausen’s Criteria, any small excitation (e.g.,
noise or power supply variation) within the circuit will result in oscillation. As mentioned
earlier, H(s)β represents the loop gain, so system stability can be determined by the loop’s
11
frequency response. This leads to the concept of phase margin. If the system is a minimum-
phase system and |H(jωo)|  1, then the system is unstable.
The above analysis is based on a first order (single-pole) system. However, in the real
world, circuits are generally higher order (usually more than two poles) systems. For high
order system, it is difficult to use intuitive method to analyze transient behavior. A general
method is to simplify high order systems into second-order systems because such systems have
been comprehensively and easily understood [29] and can often serve as good approximations
of higher-order systems.
2.3 Frequency compensation techniques
Since the op amps are usually developed as multiple stage circuits and thus they can be
regarded as high order systems. There is no doubt that multiple stage op amp will often
suffer from stability problem because of their negative feedback configuration. A worst case
occurs when the feedback factor β = 1 (assuming no frequency dependency). Even though
the feedback factor is usually smaller than one in a switched-capacitor application, a stable
unity-gain buffer connection is still required. A high order system corresponds to existence of
multiple poles. Typically, if no corrective action is taken for a multi-stage amplifier, these poles
might be very close to one another and thus threaten system stability. The amplifier thus must
be “compensated”, meaning that we should separate the non-dominate poles to frequency as
high as possible. Traditional design experience suggests that the second dominate pole should
be placed away from the unity gain frequency by a factor of two. Moreover, the higher-order
poles and zeros should also be avoided to guarantee a good phase margin. Several compensation
methods have been proposed over the past several decades [2, 3, 4, 5, 6, 7, 8]. Among them,
Miller compensation is the most widely-used method in analog circuit design. In this section,
single Miller compensation (SMC) and Miller compensation using a nulling resistor will be
discussed.
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2.3.1 Single Miller compensation
Single Miller compensation is the simplest compensation method, accomplished by intro-
ducing a capacitor. Its behavior diagram is shown in Figure 2.3 where A1 and A2 represent
first and second stage gains and Cc represents the compensation capacitor. While the structure
shown on the plot is a single-ended version, this concept can also be applied to fully-differential
structure.
Figure 2.3: Single Miller compensation
Without Miller capacitor, the first and second dominate poles are give as pi=
1
RiCi
, where Ri
and Ci represent the each stage’s output node capacitance and resistance. Usually, these two
poles are very close to each other. This results in stability issue because of a -180◦ phase lag
before the unity gain frequency. In order to achieve pole splitting effect, a Miller compensation
capacitor is added across a negative gain stage. By taking advantage of the Miller effect, the
capacitance seen at the internal node is amplified by a factor of (1+A2). Thus, the effective ca-
pacitance at the node Vc is (1+A2)Cc. This reveals that the location of the first pole is pushed
to a much lower frequency if negative gain is high. Further more, the non-dominate pole at
the output node is also pushed to higher frequency. But the phenomenon of the second pole
splitting effect will saturated when Cc increases. Thus, further increasing the compensation
capacitor only push the dominate pole to lower frequency.
The Miller capacitor, however, also introduces a right half plane (RHP) zero. Because the
compensation capacitor will provide a capacitive signal path, i.e., will be “shorted” at high
frequencies, two feed-forward signal paths in opposite direction will create an RHP zero that
further deteriorates the phase margin.
The small-signal model for the two-stage op amp is shown in Figure 2.4. The small-signal
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transfer function for two-stage amplifier with Miller compensation is given by
Vout
Vin
(s) =
gm1R1gm2R2(1− sz1 )
(1− sp1 )(1− sp2 )
(2.10)
Where p1, p2 and z1 are located at
p1 = − 1
R1gm2R2Cc
(2.11)
p2 = − gm2Cc
CcC1 + CcC2 + C2C1
≈ − gm2
C2 + C1
(2.12)
z1 =
gm2
Cc
(2.13)
The open-loop gain for this amplifier is A0 = gm1gm2R1R2 and the gain-bandwidth product
is given as GBW = gm1Cc . Because of the characteristic of the RHP zero, the phase margin
of the loop might fall below zero and result in a stability problem. Since this RHP zero is
dependent on the compensation capacitor, further pushing the dominant pole toward origin by
increasing Cc provides little help with respect to stability. Many other techniques [2, 3, 8] have
been proposed to eliminate this RHP zero, e.g., blocking this feed-forward current, providing
another opposite-polarity feed-forward current path, or feeding back compensation current from
a low impedance node.
Figure 2.4: Small signal model for Miller compensation
2.3.2 Miller compensation with nulling resistor
Since single Miller compensation suffers from the problem of RHP zero, adding a resistor
in serial with the compensation capacitor helps to block the feed-forward signal path at high
frequency, so the zero would move. The block diagram and small-signal model for Miller
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compensation with a nulling resistor is shown in Figure 2.5.
With the additional nulling resistor, the location of the zero is given by:
Figure 2.5: Miller compensation with nulling resistor
z1 =
1
( 1gm2 −Rz)Cc
(2.14)
From 2.14, we can observe that the location of the zero can be controlled by a nulling
resistor Rz. If the value of the nulling resistor is set to be Rz =
1
gm2
, this zero will move to
infinity. In addition, by further increasing this Rz, the previous RHP zero can be transferred
into the left half plan (LHP) zero and improve the phase margin. However, this nulling resistor
also introduces another pole located at p4 =
1
RzC1
. Typically, the value of Rz cannot be too
large to prevent this pole from moving to a lower frequency.
2.4 Switched-capacitor circuits
The switched-capacitor (SC) circuits were first conceived in Maxwells treatise in 1873. He
first described about galvanometer swinging back and forth and transferring condensers and
current; this is the same basic method of operation used in switched-capacitor circuits. In
modern times, three University of California at Berkeley researchers, Paul Grey, David Hodges
and Robert Brodersen, introduced switched-capacitor circuits into the academic and industri-
al fields. First generation switched-capacitor circuits, including A/D converter, op amps and
filters were first implemented into telephone system .
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The first application of a switched-capacitor circuit was a filter. High-performance analog
filters can be realized using passive RLC circuits. In the early 1960s, designers began to use
active RC filters to eliminate the large area occupied by the inductor [21]. Active RC filters
were first constructed using op-amps, chip capacitors and resistors. During that time, the value
of MOS capacitors were typically less than 100 pF, so the resistors used in the filter had to
be very large to achieve low cut-off frequencies. The absolute achieved accuracy value for each
capacitor and resistor was only 5-10 percent, resulting in a poor-controlled overall RC constant
value(up to 20 percent deviation) after fabrication [24]. This error was further deteriorated by
temperature and signal level variation. To overcome these difficulties, simulated resistor con-
structed with capacitors and switches replaced the traditional resistor [22, 28, 30]. Since the
simulated resistor value is determined by the capacitor value and the clock frequency, the time
constant of the filter is therefore determined by the capacitor ratio and the clock frequency. The
clock can be very precisely generated by a crystal while the capacitor ratio can be accurately
controlled by proper matching at a 0.1-0.5 percent level. This characteristic is actually more
critical when building a high-order band-pass filter requiring a high quality factor at its center
frequency [25]. This property also is beneficial to robustness with respect to temperature and
aging. For these reasons, the sampled-data technique realized using switched-capacitor filters
can be used to economically and accurately model their active RC counterparts in the analog
domain. The advantage of switched-capacitor approach is that a previously-developed active
RC biquad filter can be implemented on a chip. These merits enable a new generation of
switched-capacitor filters to replace all but the most esoteric of active RC filter designs [23].
The potential for low cost [27] has encouraged engineers to develop design technique for
realization of precision high-linearity switched capacitor (SC) stages constructed entirely from
MOS transistors. Using MOSFET as capacitor is appealing because the chip area associated
with traditional capacitors can be reduced. The advantages are: the thin oxide itself already
provides larger capacitance per unit area than that of a poly-poly or a metal-metal capacitor.
The latest technology processes also minimize random capacitance variation. Finally, the ratio
between parasitic capacitance and the main capacitance realized by a MOS capacitor is usually
smaller than that in a conventional approach [26].
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Data converters have become increasingly popular in many applications where higher band-
width and sampling speeds are required, such as in software-defined radios [31]. For applica-
tions in well-behaved environments, such as wire-line applications, more and more front-end
tuners have been replaced by a data-converter and a very simple front-end consisting of little
more than a low-noise (sometimes programmable) amplifier and possibly some simple low-
pass filters. Almost all contemporary data converters use switched-capacitor circuits for high
resolution. This demand has stimulated designers to focus on designing high-performance
switched-capacitor circuits, especially SC amplifiers. In this section, a unity-gain sampler, a
non-inverting switched-capacitor amplifier and a flip-around switched-capacitor amplifier will
be discussed along with the correlated level-shifting technique.
2.4.1 Unity gain sampler
(a) (b) (c)
Figure 2.6: (a)Unity-gain sampler,(b)sampling mode,(c)amplification mode
Because of the characteristics of a switched-capacitor when used a resistor, a unity-gain
amplifier can be built using switched-capacitor components. Figure 2.6(a) depicts the topology
for a unity-gain sampler using switched capacitors. Three switches control the operation of
sampling and amplification. In the sampling mode, S1 and S2 are on and S3 is off. The
sampling schematic is shown in Figure 2.6(b). In amplification mode, S1 and S2 are off and S3
is on, placing the capacitor CH across the op amp’s inverting input node and output node, as
shown in Figure 2.6(c). Since an ideal op amp should “force” Vx to virtual ground and charges
on the CH should remain the same, the output of op amp should “track” the input signal until
the unity-gain sampler samples once again.
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Several design considerations are related to the importance of timing control. S2 should
turn off slightly before S1 does. When S2 turns off, there is no signal path at the inverting
input of the op amp, keeping the charges on the capacitor plate constant. In other words,
even though there exists a charge redistribution (due to S1 turn-off) on the other capacitor
plate, these charges will not be sampled on the CH . So S2 plays the most critical role with
respect to charge injection issue. In addition, the charge injected by the S2 will only affect the
DC offset of the final value. This charge-injected value can be approximately calculated by
∆q2 = WLCox(VDD−VTH −VX). Since VX is about at virtual ground for large loop gain, this
charge injection is virtually constant.
2.4.2 Non-inverting switched-capacitor amplifier
(a) (b) (c)
Figure 2.7: (a)Non-inverting amplifier,(b)sampling mode,(c)amplification mode
The non-inverting switched-capacitor amplifier provides a configurable feedback networks.
Thus, the gain of the switched-capacitor amplifier can be set by its feedback capacitor C1 and
C2. Figure 2.7 shows the schematic of the non-inverting structure. In the sampling mode, S1
and S2 are turned on and S3 is turned off. The amplifier is connected as a unity-gain buffer
and thus its inverting input node is at virtual ground. The input signal would be sampled
on C1. When the sampling mode is completed, S2 turns off first followed by S1 turning off
and S3 turning on. The output signal amplitude would changes from zero to approximately
C1
C2
Vin. So the non-inverting switched-capacitor amplifier has a gain of
C1
C2
. The sequential
time arrangement for the amplification phase mentioned above is considered for minimizing
the charge- injection issue. By blocking the signal path from the inverting input node, charge-
injection issue can be suppressed.
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2.4.3 Flip-around switched-capacitor amplifier
(a) (b) (c)
Figure 2.8: (a)Flip-around switched-capacitor amplifier,(b)sampling mode,(c)amplification
mode
The flip-around switched-capacitor amplifier is also known as “multiply-by-two” amplifier.
This topology achieves benefits of higher speed and low gain error. The schematic is shown in
Figure 2.8. The amplifier usually incorporates two equal capacitors C1 = C2 = C to realize
a gain of two. In sampling mode, the circuit is configured as in Figure 2.8(b) by causing the
inverting input of the op amp Vx to be virtual grounded. During this time, these two capacitors
track the input signal. When the amplification phase begins, the op-amps will try to “force”
the non-inverting input node to virtual ground. In other words, the op amp transfers all the
charges from C1 to C2 and at the same time charges or discharges the load capacitor according
to the input signal. Since both C1 and C2 have the same values, the gain of this flip-around
switched-capacitor amplifier is two. The timing control illustrated for this topology is similar
to the previous two topologies. In the transition from sampling mode to amplification mode,
S3 turns off first. The charge injected by S1 and S2 and absorbed by S4 and S5 is not critical.
S3 will introduces an error but it can be regarded as a constant offset and this offset can be
suppressed by differential operation.
If the finite loop gain is taken into consideration, the actual gain of the flip-around switched-
capacitor amplifier is given by 2.15 where T is the loop gain during the amplification phase.
Vout = Vin(1 +
C1
C2
)(
1
1 + 1T
) (2.15)
From 2.15, we know that the accuracy of the final settled value can be improved with higher
op amp loop gain. However, higher loop gain would represent a stability issue as mentioned
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earlier. Compensation is also a critical factor for high loop gain to guarantee stability. Also,
when the output signal amplitude reaches the rail, the op amp loop gain will suffer degradation
and reduce the accuracy of the switched-capacitor amplifier.
2.5 Correlated level shifting technique
Correlated level-shifting (CLS) has been introduced as an accuracy improvement technique
[20]. It reduces op amp errors due to the finite gain, especially at rail to rail output when the
overall loop gain is the lowest. CLS requires an extra clock and a level-shift phase in addition
to the conventional two-clock operation.
As mentioned earlier, the op amp loop gain would drop when the output signal amplitude
reaches the rail. In other words, the inverting input of the op amp is not virtually grounded
but is given by 2.16.
Vx = Vout
1
A
(2.16)
Figure 2.9: Switched-capacitor amplifier with level shifting battery
One possible solution to this problem would be to insert a battery (usually implemented
using a charged capacitor) between the output of the op amp and the overall output at the
amplification phase so that the output of the op amp is set as close as possible to its quiescent
DC value while still maintaining the output signal 2.9. Consequently, the inverting input of the
op amp behaves more like virtual ground and the loop gain requirement can thus be relaxed.
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(a) (b)
(c) (d)
Figure 2.10: Switched-capacitor amplifier with CLS, (a)Sampling mode, (b)Estimation mode,
(c)Level shifting mode, (d)Waveform at the load
The above solution can be realized using correlated-level shifting capacitor. The overview
of the CLS operation is shown in figure 2.10 where the core amplifier incorporates a two
stage amplifier with Miller compensation. The three phases are sampling, estimation and level
shifting. The first two phases are the same as for the conventional switched-capacitor amplifier
described in the previous chapter. During these two phases, an additional capacitor CCLS is
connected in parallel with the load capacitor. At the beginning of the level shift phase, CCLS is
connected between the output of the op amp and the overall output. If the parasitic capacitance
of the second stage is negligible, this level shift capacitor would force the second stage of the
op amp to ground (or middle of the rail) while the overall output remain the same. In reality,
because of the parasitic capacitance of the second stage op amp, the second stage of the op
amp cannot be set to ground and thus overall output will suffer from a voltage jump as shown
in 2.10(d).
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The connection of the compensation capacitor is also critical. For conventional flip-around
switched-capacitor amplifiers, the compensation capacitor is always connected between the
second negative gain stage if single Miller compensation is used. However, for the correlated
level-shifting case, the loop gain of the flip-around switched-capacitor amplifier would change
after the level shift phase. The loop gain comparison between the estimation phase and the
level-shift phase is given by 2.17.
TEST = TCLS(
CCLS
CL + CCLS + Cfb
) (2.17)
Where TEST and TCLS represent the op amp loop gain during estimation phase and level-
shift phase, respectively. CCLS is the correlated level-shift capacitor and CL is the load capac-
itor. Cfb denotes the equivalent feedback capacitor as seen from the overall output node.
Since we want the phase margin both before and after the level-shift phase to be the same,
the Miller effect should, together with their loop gain counterpart, suffer from the decreased
factor given by 2.17. As a result, the compensation capacitor is connected between the sec-
ond stage input and overall output after the level-shift phase to achieve the same settling
performance.
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CHAPTER 3. SWITCHED-COMPENSATION TECHNIQUE
3.1 Introduction
This chapter will introduces switched-compensation technique (SCT). As mentioned earlier,
the speed of the switched-capacitor amplifier depends mainly on the performance of the op amp
itself. Many methods [15, 16, 17] have been proposed to achieve shorter settling time for the
switched-capacitor circuit application by optimizing the settling behavior of the op amp. The
conventional approach has been to design an operational amplifier to first meet the DC gain
requirement, then try to increase the bandwidth as much as possible while still guaranteeing
appropriate phase margin. While adaptive biasing or slew-rate enhancement [9, 18, 19] has
been used to improve the transient response of the amplifier, this works only in slewing or
large-signal situations. In general, these methods spared no effort to build a good op amp so
that settling time could be minimized. Correlated level-shifting [20] is a technique to improve
settling time by revising the switched-capacitor architecture and still preserve an equivalent
high DC gain, but there still is a speed/accuracy trade-off in choosing the size of CLS capacitor.
The switched-compensation technique (SCT) allows faster settling performance and lower
quiescent power consumption. A design example describing a flip-around switched-capacitor
amplifier will be given here. By taking advantage of the initial under-damped (ξ  1) rapid
estimation phase, the “speed” of the switched-capacitor amplifier can be enhanced. At the same
time, the detection circuits begin detecting the output signal level and immediately “force” the
overall switched-capacitor system back to a critically-damped state (ξ ≈ 1) when the desired
output signal level is reached. By appropriate configuration, the overall system can rapidly
recover to the right signal level with tolerable overshoot and thereby achieve faster settling
performance.
23
3.2 SCT applications
SCT is a technique that enhances the settling process and reduces the quiescent power
consumption. In general, SCT could be applied to any switched-capacitor circuit with piecewise
input and output step response. In this paper, SCT is implemented as a first-stage multiplying-
digital-to-analog converter (MDAC) of a pipeline ADC in which the first stage MDAC limits
both the accuracy and maximum operating speed of the entire ADC.
3.3 SCT operation
(a) Sampling (b) Rapid estimation
(c) Level-shifting (d) Critically-damped
Figure 3.1: Four phases of the switched-compensation technique (SCT)
Since SCT could resolve the dilemmas related to speed and accuracy, it would be much
more preferable to implement it as a multi-stage amplifier where high DC gain and large gain-
bandwidth product could be easily achieved (ignoring stability concerns that can be addressed
by SCT). One design example of a two-stage operational amplifier with SCT is shown in Figure
3.1. There are four phases: 1) sample the input signal with C1 and C2, 2) rapidly approach
the desired signal level by disconnecting the compensation capacitor Cc from the op amp, 3)
24
use a level-shifting capacitor CCLS to prepare for the critically-damped phase, 4) switch to
a critically-damped configuration by connecting the compensation capacitor back into the op
amp. Note that this operation is similar to the three-phases CLS technique [20] used in the
MDAC except the operation of the compensation capacitor.
Figure 3.2 shows the anticipated waveform at the output with and without SCT. Assume
that the system exhibits a second-order system response with the same nature frequency ωn but
a different damping ratio ξ. With the SCT, the rapid estimation phase would behave like an
under-damped response. Then, after the level-shifting and critically-damped phase, the output
signal waveform would quickly settle to the desired value. In reality, a poorly-compensated
op amp usually has a higher ωn than a well-compensated op amp exhibiting the same power
consumption. The rapid estimation phase will have faster response than shown on the plot and
thus a much shorter settling time is thus expected.
Figure 3.2: Anticipated transient response of SCT
3.4 SCT design consideration
There might be several questions regarding the SCT: 1) why is a level-shifting phase needed
before the critically-damped phase? 2) how is timing control for each phase? 3) what are the
appropriate sizes for the level-shifting capacitor and the compensation capacitor?
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Before answering these questions, a clear understanding of how an under-damped SC circuit
behaves is required. Since we want to “force” a second-order system to transition from an
under-damped situation to a critically-damped situation, every high impedance node in the
system should be immediately set to each settled final signal level as accurately as possible.
Otherwise, a long recovery time would make the initial fast-approaching response useless. At
the beginning of the rapid estimation phase, the compensation capacitor is disconnected from
the SC amplifier while the other parts still conform to a conventional flip-around connection.
Following this phase, the DC quiescent voltage difference between the second stage input and
output is sampled by the compensation capacitor. During the rapid-estimation phase, charges
on the two feedback capacitors C1 and C2 transfer from one to the other following the law of
charge conservation. If we neglect non-ideal effects (including charge loss, amplifier offset and
finite amplifier gain), the output node of the op amp can be expressed by:
Vout(t) = [1 +
C1
C2
]Vin(t) + [1 +
C1
C2
]V+(t) (3.1)
Where C1 and C2 are feedback capacitors. V+ is the non-inverting input of the first-stage
op amp and Vout is the SC amplifier output.
Ideally, if the system settles down, V+ should be virtually-grounded and Vout would reach the
desired value. Even if the whole system hasn’t settled down (e.g., due to ringing), V+ should be
zero when Vout reaches its desired amplitude value as a consequence of the charge conservation
law. Consequently, the zero-crossing of the V+ is a good indicator for determination as to
whether or not the output has reached the desired value. Ideally, we want to “stop” the overall
system at the point where the output reaches its desired value. In addition, at that instant,
the voltage of internal high impedance nodes (Vi in the example above) differ if the system is
under-damped. If this internal node voltage can be set to the final settled voltage value and the
overall system’s damping factor modified to the appropriate value (e.g., ξ=1) instantaneously,
we would expect that SC circuit would settle immediately and a shorter settling time achieved.
Therefore, SCT is designed for setting the internal nodes voltage to the final settled value as
accurately as possible while keeping other node voltages intact. This is realized by first using
correlated level shifting. A schematic diagram and variables are shown in Figure 3.3 where
26
Figure 3.3: Level-shifting and critically-damped phase
the parasitic capacitance of the internal node and the output node of the op amp are labelled
as Cpi and Cpo, respectively. tc and td represent the times of the level-shifting phase and the
critically-damped phase. The op amp’s output node voltage Vx and overall output node voltage
Vout before and after the level-shifting phase can be calculated by:
CL(Vout|tc−−Vout|tc+)+CCLS [Vout|tc−−(Vout|tc+−Vx|tc+)]+(Cfb)(Vout|tc−−Vout|tc+) = 0 (3.2)
Cpo(Vout|tc− − Vout|tc+) + CCLS [−Vout|tc− − (Vx|tc+ − Vout|tc+)] = 0 (3.3)
From 3.3, expression can be simplified into
(Cpo + CCLS)Vx|tc+ = (Cpo − CCLS)Vout|tc− + CCLSVout|tc+ (3.4)
Vx|tc+ =
Cpo − CCLS
Cpo + CCLS
Vout|tc− +
CCLS
Cpo + CCLS
Vout|tc+ (3.5)
Plug 3.5 into 3.2
Vout|tc+ =
CL + CCLS + Cfb +
CCLS(Cpo+CCLS)
Cpo+CCLS
CCLS
CL + CCLS + Cfb − CCLS2Cpo+CCLSCCLS
Vout|tc− (3.6)
Rearranging 3.6 will give
Vout|tc+ = (1 +
1
λ
)Vout|tc− (3.7)
Vx|tc+ = (
Cpo +
CCLS
λ
Cpo + CCLS
)Vout|tc− (3.8)
λ =
CL
CCLS
+
CL
Cpo
+
Cfb
Cpo//CCLS
+ 1 (3.9)
27
Where CCLS is the correlated level-shift capacitor and Cfb is the feedback capacitance
looking into the feedback network.
If we make λ  1 by minimizing the parasitic capacitance on both internal and output
nodes, 3.7 and 3.8 could be further simplified into:
Vout|tc+ ≈ Vout|tc− (3.10)
Vx|tc+ ≈ 0 (3.11)
From 3.10 and 3.11, we know that the output node still holds that desired value at that
instant and the op amp output Vx after the level-shifting phase would be set immediately to
ground or the middle of the rail. Phase four (critically-damped phase) takes place immediately
after the level- shifting phase by connecting the compensation capacitor back into the op amp.
The internal node voltage Vi and op amp’s output node voltage Vx before and after the critical-
damped phase could be calculated from:
Cpi(Vi|t−
d
− Vi|t+
d
) + Cc[Vc − (Vi|t+
d
− Vx|t+
d
)] = 0 (3.12)
(Cpo + CCLS′)(Vx|td− − Vx|td+) + Cc[−Vc − (Vx|td+ − Vi|td+)] = 0 (3.13)
Where Vc is the voltage difference sampled on the compensation capacitor after the sampling
phase and CCLS′ is the capacitance looking into the CLS capacitor. If we assume that there is
no charge loss from the compensation capacitor, then the voltage difference is just the quiescent
voltage difference between the second stage input and output node. Thus, Vc = Viq−Voq = Viq.
Thus, 3.12 can be expressed as
Vx|td+ =
Cpi
Cc
Vi|td− − (1 +
Cpi
Cc
)Vi|td+ + Viq (3.14)
Combining 3.13 and 3.14, we obtain
Vi|td+ = (
Cpi
Cc
1 +
Cpo+Cpi+Cc
CCLS′+Cc
)Vi|td− + (
1
1 +
Cpo+Cpi+Cc
CCLS′+2Cc
)ViBias − ( 1
1 +
Cpo+Cpi+2Cc
CCLS′
)Vx|td− (3.15)
Where ViBias is the quiescent voltage of the internal node.
If we continue to assume that the parasitic capacitance on both internal and output nodes
are negligible, 3.15 could be further simplified into:
Vi|td+ ≈ ViBias (3.16)
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The internal node Vi would be pulled back to its quiescent value that is very close to its final
desired settled value (after the level-shifting phase, Vx could ideally be set to zero and thus the
second stage input voltage would equal its quiescent voltage level). Meanwhile, the output node
of the op amp Vx remains unchanged. With the compensation capacitor, the overall system’s
damping factor could be instantaneously set to the appropriate value. In reality, even though
tiny deviation may still exists right after phase four, the overall system would still settle much
faster than in the conventional case.
Clock phases one and two are determined by the external clock frequency. Clock phase
four follows immediately after phase three by adding a small delay. The trigger for clock phase
three could be determined from the zero-crossing of the op amp feedback input because that
is the time when both input and output reach their desired signal levels. The detection circuit
could be built by a high speed comparator only operating during the rapid estimation phase.
For this reason, the detection circuit consumes only dynamic power.
After the level-shifting phase, the loop gain of the SC circuit can be approximated by
Tphase3 =
CCLS
CCLS + CL + Cfb
Tphase2 (3.17)
Where Tphase2 and Tphase3 represent the loop gains during the rapid estimation phase and
the level-shifting phase.
Since the CLS capacitor is determined by the accuracy requirement for the MDAC [20], 3.17
anticipates that the compensation capacitor could be reduced by at least the factor reduced
by the loop gain. As a result, the compensation capacitor used in SCT is different from a
traditional SC amplifier with CLS.
3.5 Detection circuits
The detection circuits can be built using a high speed comparator. There have two re-
quirements. The first is that they should react to the zero-crossing input signal as quickly
as possible. In other words, the delay time should be minimized. The general method for
minimizing the delay time is to use a chain of preamplifiers. Another one is from robustness
consideration. The detection circuits are also vulnerable to noise problem, resulting in error in
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triggering the level-shifting and critically-damped phase. Consequently, it is necessary to add
a hysteresis comparator after a chain of preamplifiers. The hysteresis comparator’s upper and
lower threshold region is determined by the robustness requirement. The schematic diagram of
detection circuit is given in Figure 3.4. Since this chain of preamplifiers should be configured
for minimizing delay time while still guaranteeing robustness of the zero-crossing detection,
several assumptions are necessary. First, the delay time is minimized when hysteresis threshold
region is the narrowest. Second, thermal noise is the main contributor to noise and achieving
hysteresis threshold of three times the RMS value of the noise could guarantee a favorable per-
formance for the zero-crossing detection. Third, the power-scaling strategy will yield a speed
advantage described below in preamplifiers section.
Figure 3.4: Detecting circuits
3.5.1 Preamplifiers
The topology for the single-stage preamplifier is shown in figure 3.5. A fully-differential
structure is chosen to achieve high speed. The gain of this structure is determined by the
value of gmR. Since the preamplifiers are multi-stage, meaning that they are cascading one
after another, the bandwidth of each stage is determined by the load resistances and load
capacitances (the following-stage input capacitance).
The optimization strategy used for the preamplifiers is base on power scaling. The power
consumption for each stage is scaled down so that the gm for each stage drops by scaling
factor ks. In addition, the pole for each stage has the same location, and the gain for each
stage is designed to be identical; in other words, the gain-bandwidth products are identical.
Consequently, the overall small-signal transfer function of the preamplifiers are given by
H(s) =
Ao
N
(1 + sω−3dB )
N
(3.18)
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Figure 3.5: Single stage preamplifier
gm1 = ksgm2 = ks
2gm3 = ks
N−1gmN = ksN−1gm (3.19)
Where Ao and ω−3dB is the gain and bandwidth for each stage, respectively and gm repre-
sents the final-stage transconductance value.
Cgs2 = ksCgs3 = ks
2Cgs4 = ks
N−1CgsL = ksN−1Cgs (3.20)
Where Cgs represents the load capacitor as well as input capacitance of the hysteresis
comparator.
The input detection signal behaves like a sinusoid waveform and is used to represent the
ringing effect, so the sinusoid static state response can be written as
Vout = −AinAoNcos[ωosct−Ntan−1( ωosc
ω−3dB
)] (3.21)
Where Ain is the input signal amplitude and ωosc is the oscillation frequency that can be
predicted by the unity-gain frequency of the op amp.
There are three principal noise sources shown in Figure 3.6: sampling noise, preamplifier
noise and core amplifier noise. The sampling noise is related to the size of the sampling capacitor
and is negligible if the sampling capacitor is large. The noise from the core amplifier depends
mainly on its input transistor.
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Figure 3.6: SCT overview schematic
The preamplifier’s output noise can be calculated by
Vn,rms
2 =
∫ ∞
0
(
8kTγ
gmc
+
8kTγ
gm1
+
8kTγ
gm2
1
Ao
+ ...+
8kTγ
gmN
1∏N−1
i=1 Ao
2
)
∏N
i=1Ai
2
[1 + (2piRiCgs(i+1)f)
2]
N
df
(3.22)
Where k is the Boltzmann constant, T is the temperature in degrees Kelvin, γ is the noise
coefficient of the transistor, and gmc is the core amplifier’s first stage gm.
3.22 can be simplified into
Vn,rms
2 = [
4kTγ
piCL
(
Ao
ks
N−1
ks
N −Ao2N
ks −Ao2
) +
8kTγ
gmc
]f(N) (3.23)
where f(N) =
∫∞
0
1
(1+x2)N
dx
We want to set the hysteresis threshold to be three times the RMS value of the noise, so
the equation can be written as
3Vn,rms = −AinAoNcos[ωosct−Ntan−1( ωosc
ω−3dB
)] = 4
√
[
4kTγ
piCL
(
Ao
ks
N−1
ks
N −Ao2N
ks −Ao2
) +
8kTγ
gmc
]f(N)
(3.24)
ωosctdelay = cos
−1[
3
−AinAoN
√
[
4kTγ
piCL
(
Ao
ks
N−1
ks
N −Ao2N
ks −Ao2
) + +
8kTγ
gmc
]f(N)+Ntan−1
ωosc
ω−3dB
]−pi
2
(3.25)
The maximum GBW of a single-stage amplifier is given by
GB =
gm
CL
=
ksgm
Cgs
= ksωT = Aoω−3dB (3.26)
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From 3.26 we obtain
ωosc
ω−3dB
=
Aoωosc
ksωT
(3.27)
An design example will be provided using ωoscωT =
20M
4G , Ao = 5 and CL = 10fF . The
numerical simulation result were obtained using Matlab are shown in Figure 3.7.
Figure 3.7: Normalized delay time vs. scaling factor and number of stages
From Figure 3.7, we can determine that the delay time is huge for a single-stage preamplifier
and then gradually decreases as the number of stages increases. The power-scaling factor also
improves the preamplifier response. However, further increasing the number of stages and
scaling factor would not help reduce the delay time.
3.5.2 Hysteresis comparator
The schematic for the hysteresis comparator [14] is shown in Figure 3.8 below that has
a fully-differential input and single-ended output topology. M1 and M2 are input differential
pairs. M3 and M4 form cross-coupled pairs that provide positive feedback and M5 and M6 are
load transistors. M7-M10 operate as current mirrors and provide a class AB output stage. The
hysteresis performance is accomplished by the internal positive feedback loop. So long as the
ratio S3S5 is smaller than one, there is no transfer-curve hysteresis. When the ratio is large than
one, there will be a hysteresis effect.
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Figure 3.8: Schematic of hysteresis comparator
Assume that the inverting input of the hysteresis comparator is tied to ground while the
non-inverting input is set at a value much less than zero, so M1 is on and M2 is off. All the
tail current will flow into M1, but M3 and M5 do not behave like a current mirror. When the
input voltage of non-inverting input is rising, M2 begins to conduct. When the gate voltage of
the non-inverting input reaches a value at which the current is equal to the current consumed
in M1 times the current mirror ratio, positive feedback will “force” the output signal polarity
to change instantaneously. The current-mirror ratio and the tail current are M and Itail,
respectively. The tripping point can thus be expressed as:
V +TRP =
√
2MItail
(M + 1)S2
+ VT2 −
√
2Itail
(M + 1)S1
+ VT1 (3.28)
On the other hand, the tripping point of the hysteresis comparator is the same value but
with opposite sign.
3.5.3 Logic circuits
The detection circuits require digital logic to control the switches for SCT operation. A
schematic diagram is shown in Figure 3.9. The input to the logic circuits come from the in-
verting input of the core amplifier (V+ in Figure 3.1). The logic circuits have four output
signals: CLK ls, CLK lsb, CLK c and CLK cb. Signal VSET is generated by a comparator
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during the sampling phase in order to determined whether or not the input signal is posi-
tive. Signals CLK1, CLK1 b, CLK2 and CLK2 b are generated by the clock generator; they
are non-overlapping complementary clocks. CLK1 and CLK1 b are complementary clocks for
the sampling phase while CLK2 and CLK2 b are complementary clocks for the amplifica-
tion phase (in the SCT, they contain a rapid estimation phase, a level-shifting phase and a
critically-damped phase). Detailed information about these four clocks will be given in the
following clock generator section.
Figure 3.9: Digital logic circuits
Complementary signal CLK ls and CLK lsb control the level-shifting operation, while com-
plementary signal CLK c and CLK cb determine the critically-damped phase timing. From 3.9,
we know that the level- shifting phase clock signal occurs earlier than the critically-damped
phase signal. Since the compensation control signal is operating during both sampling phase
and critically-damped phase, CLK1 signal is also needed following CLK ls to create CLK c and
CLK cb.
The detection circuit power control block guarantees that the preamplifiers and hysteresis
comparators are only operating at rapid estimation phase so that their overall power consump-
tion can be minimized. An SCT latch circuit is also required. Because digital logic only needs
to be triggered once each cycle, we want the digital logic circuit to remain in latch after the
35
Figure 3.10: Timing for Digital logic circuits
critically-damped phase until the next sampling period starts. This can be achieved by using
SCT latch generator built from a negative edge-triggered D flip-flops and other combination
logic circuits. Detailed schematics for D flip-flops and combinational logic are provided in Ap-
pendix.
The timing diagram for the digital logic circuits is shown in Figure 3.10 where φ1, φ2, φ3, φ4
represent sampling, rapid estimation, level-shifting and critically-damped phase, respectively.
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3.6 Clock generator
The flip-around switched-capacitor amplifier requires several clock signals to control the con-
ventional sampling and amplification phases, including complementary non-overlapping clock
signals CLK1, CLK1 b, CLK2 and CLK2 b. Moreover, complementary clocks signal CLK1p
and CLK1−p b prior to CLK1 are also required to control the timing of the buffer-connected
switches in order to minimize the charge-injection issue. The SCT schematic diagram showing
these switches is given in Figure 3.11. All switches are built using transmission gates. Clock sig-
nals CLK ls, CLK lsb, CLK c and CLK cb were discussed in the previous chapter. CLK ls d,
CLK lsb d are generated from CLK ls and CLK lsb by adding delay.
Figure 3.11: SCT schematic with switches
The clock generator is used to generate the complementary non-overlapping clock signals
CLK1, CLK1 b, CLK1−p, CLK1−p b, CLK2, CLK2 and CLK2 b. The overall diagram of
these signals is given in Figure 3.12. There are two main parts: the non-overlapping clock
generator and the complementary clock generator. The non-overlapping clock generator cre-
ates two non-overlapping clocks that are fed into complementary clock generator so that each
non-overlapping clock will create a pair of complementary clocks.
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Figure 3.12: Overview of clock generator
In Figure 3.13, external clock CLK in is the input to the non-overlapping clock generator
and Phi − 1 and Phi − 2 are the outputs. The non-overlapping period can be controlled by
inverter and NOR gate delays.
Figure 3.13: Non-overlapping clock generator
Figure 3.14 shows the schematics diagrams for the complementary clock generator. A
double-edge-triggered D flip-flops (DE−DFF) is used to generate complementary clock signals
for each non-overlapping clock. A chain of inverters act as driving stages needed because of
the large loading capacitor (several switches in Figure 3.11). A detailed schematic diagram for
the double-edge-triggered D flip-flops is given in the Appendix.
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Figure 3.14: Complementary clock generator
The timing diagram for the non-overlapping complementary clock is shown in Figure 3.15
in which both the rising edge and falling edge are shown. φ1 and φ2 represent sampling and
amplification phase respectively.
Figure 3.15: Timing diagram for non-overlapping complementary clock
The transient waveform of each node with SCT is shown in Figure 3.16 for an input signal
amplitude is 20 mV. Four major control signals CLK1, CLK2, CLK ls and CLK c are shown.
CLK1 and CLK2 are generated by the non-overlapping complementary clock generator while
CLK ls and CLK c are generated by the detection circuits.
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Figure 3.16: Transient signal and clock waveform
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CHAPTER 4. SCT IMPLEMENTATION AND SIMULATION RESULTS
To validate SCT, two switched-capacitor amplifiers for multiplying digital-to-analog con-
verter (MDAC) application were designed using a 0.13µm CMOS process. Both had telescopic
input stages with Miller compensation and nulling resistors. The first stage is cascode while
the second stage had a Class AB output so that both charging and discharging process can be
accelerated. The supply voltages are set to be ± 0.6V.
4.1 SCT implementation
The schematic diagrams for the core amplifier are shown in Figure 4.1. They are two stage
amplifiers with telescopic cascode input stages and class AB output stages. Miller compensation
with nulling resistors is used for compensation. To reduce detection-circuit requirements, the
SC amplifier with SCT was designed for low quiescent power consumption compared to the
conventional case. For the SC amplifier with SCT, switches were connected to the compensation
capacitor to make it perform like a nulling resistor. This class AB structure was built using
an AC coupling capacitor Cbat[32]. The battery capacitor is designed to be ten times larger
than the parasitic capacitance at the gate of M12 to achieve satisfactory class AB output. The
current consumption for the conventional core amplifier is 20µA and 81µA for the first stage
and second stage, respectively. The current consumption for the SC amplifier with SCT is
only 10µA and 41µA for the first and second stage, respectively. The load capacitor (CL) and
feedback capacitors (C1,C2) are all 40 pF. The compensation capacitor is only 500 fF compared
to the conventional 5 pF. The nulling resistor used in the conventional SC amplifier is 1 kΩ and
the CLS capacitor is 5 pF. The battery capacitor Cbat is 1.6 pF and 0.8 pF for the conventional
SC amplifier and the SC amplifier with SCT, respectively.
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(a) (b)
Figure 4.1: Core amplifier (a)conventional,(b)SCT
A four stage preamplifier provides a portion of the detection circuitry. A schematic diagram
of the preamplifier is give in Figure 4.2(a). The design strategy is based on power scaling. The
number of stages is three and the power (gm) scaling factor is three as well. The frequency
response of the preamplifier is shown in figure 4.2(b). The gain of the preamplifiers are 39 dB
and the bandwidth is 418 MHz for a 10 fF load.
(a) (b)
Figure 4.2: Preamplifier (a)Schematic of preamplifiers,(b) Frequency response of preamplifiers
Based on the noise analysis given in Chapter 3, the Vn,rms can be calculated to be 10 mV,
so the hysteresis threshold was chosen to be three times the Vn,rms, i.e., 30 mV. The current
arrangement for the hysteresis comparator is shown in Figure 4.3(a) and the current mirror
ratio M was chosen to be three. The DC sweep simulation is given in Figure 4.3(b). The upper
and lower thresholds for the hysteresis comparator are ±36 mV.
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(a) (b)
Figure 4.3: Hysteresis comparator (a)Schematic of hysteresis comparator (b) DC sweep of
hysteresis comparator
4.2 Simulation results
The effective performance of the SCT will be compared to that of a conventional SC circuit.
Since the two switched-capacitor amplifiers have class AB output stages, both positive and
negative input signals will be considered. The transient simulation results for several input
signals are shown in Figure 4.4 in which the blue curve represents the SC amplifier with SCT
and the red curve represents a conventional SC amplifier. It is clear that the blue curve settles
much faster that the red one.
Figure 4.4: Transient simulation SC amplifier
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The 1% and 0.1 % accuracy settling times of both two op amps for different input signal
amplitudes is shown in Figure 4.5(a) and Figure 4.5(b). It can be seen that these settling times
are reduced by more than 60% on average.
(a)
(b)
Figure 4.5: Settling time (a)1% error settling accuracy (b) 0.1% error settling accuracy
The percentage overshoot for different input signal amplitudes is shown in Figure 4.6. For
small input signal amplitudes, the SC amplifier with SCT exhibit larger overshoot due to the
slower response of its detection circuit, but this does not affect the settling time. In addition,
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neither of these two SC amplifiers could support rail-to-rail performance because of reduced
gain. Thus, the input signal amplitude was simulated for the range -280 mV to 280 mV for 1%
and 0.1% accuracy settling.
Figure 4.6: Overshoot in percentage
The overall dynamic power was also simulated for a 1 MHz clock signal and a 150 mV input
signal amplitude. The overall transient current consumption for one period is shown in Figure
4.7 in which the blue curve represents the SC amplifier with SCT and the red curve represents
the conventional SC amplifier. The overall transient current consumption is low except during
the rapid estimation phase when the detection circuits are operating.
Figure 4.7: Overall transient current consumption
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Each period average current consumption for different input signal amplitude is shown in
Figure 4.8. Revealing that the average current consumption for most input signal amplitude is
less when using SCT.
Figure 4.8: Average current consumption
The overall performance is summarized in Table 4.1. Most parameters benefit a great deal
by using SCT. The only drawback for SCT is that there is an area overhead of about 10% due
to the area consumed by the detection circuits.
Table 4.1: Performance summary of the switched-capacitor amplifier
Parameter Conventional SCT
DC gain (dB) 80 80
CLoad,Cfeedback (pF) 40 40
1% tsettling (µs) 254 94
0.1% tsettling (µs) 371 128
CC (pF) 5 0.5
CCLS (pF) N/A 5
IQ (µA) 101 51
Total average power (µW/µs) 124 96
Estimated area (µm2) 4009 4525
Supply voltage (V) ± 0.6 ± 0.6
Technology (nm) 130 130
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CHAPTER 5. CONCLUSION AND FUTURE WORK
5.1 Summary
In this thesis, a switched-compensation technique (SCT) is proposed as a novel discrete-time
based compensation method for use in switched-capacitor circuits. By using SCT, the settling
time and quiescent power consumption can be reduced. SCT operation including detection
circuits was investigated. As an example, SCT was implemented into a flip-around switched-
capacitor amplifier. To achieve fast settling performance, a poorly (or even not) compensated
core amplifier is required. Because of its large unity gain frequency, the overall SC amplifier can
respond rapidly during the beginning of its amplification phase. The improved performance
is achieved by taking advantage of the initially under-damped (ξ  1) transient response and
then converting the system into a critically-damped configuration (ξ ≈ 1) without affecting
the output waveform. Even though a small signal settling process is still required due to
the delay time induced by the detection circuits (which indeed causes overshoot), a faster
settling performance can still be achieved. The overshoot is large when the signal amplitude
is small but this does not affect the overall settling performance. Mathematical derivation and
transistor level circuit simulation validate the advanced properties and improved performance
of the proposed SCT. Compared to the conventional flip-around SC amplifier, 1% and 0.1
% accuracy settling times are reduced by more than 60% on average while consuming only
half the amount of quiescent power. In addition, the overall average power consumption is
reduced by 20%. Several design considerations, including the SC amplifier, the clock generator
and detection circuits, are also discussed in this thesis. The technique described is suitable for
switched-capacitor applications where fast settling performance and low static power dissipation
is required.
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For future work, more effort will be expanded in modifying the current version into a fully-
differential structure. Because of power scaling, achieving satisfactory signal to noise ratio
is becoming an increasingly critical problem. Since a fully-differential structure could double
the signal to noise ratio, more and more MDACs used in the pipeline ADC are accepting this
structure. Optimization strategies for power conservation in detection circuits to minimize
delay time could be further investigated. Moreover, pipeline ADCs could be built using SCT
to examine pros and cons from the system level.
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APPENDIX A. ADDITIONAL MATERIAL
In this chapter, several digital logic circuits provided in the previous chapters will be given
in detail.
the NOR gate utilized in non-overlapping clock generator is shown in Figure A.1.
Figure A.1: NOR gate
the XOR gate used in logic circuits is shown in Figure A.2.
Figure A.2: XOR gate
the D flip-flops used in both logic circuits and clock generator is shown in Figure A.3. Here
we should mention that the D flip-flops given is a positive edge triggered D flip-flops. The neg-
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ative edge triggered D flip-flops can be easily obtained by removing the first inverter connect
with the CLK input.
Figure A.3: D flip-flops
The Mux used in double edge triggered D flip-flops is shown in Figure A.4.
Figure A.4: Mux
The double edge triggered D flip-flops used in complementary clock generator is shown in
Figure A.5. Both positive edge triggered and negative edge triggered D flip-flops are needed.
Figure A.5: Double edge triggered D flip-flops
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